Hyperscale High-Performance Computing For Silicon Design

December 9th, 2015 |
Image for FaceBook
Download PDFRead/Download White Paper (PDF)
 
Share this post:
Facebook | Twitter | Google+ | LinkedIn | Pinterest | Reddit | Email
 
This post can be linked to directly with the following short URL:


 
This pdf file can be linked to by copying the following URL:


 
Download the pdf file.
 
Subscribe:
Connected Social Media - iTunes | Spotify | Google | Stitcher | TuneIn | Twitter | RSS Feed | Email
Intel - iTunes | Spotify | RSS Feed | Email
Intel IT - iTunes | Spotify | RSS Feed | Email
 

IT Best Practices: Our HPC environment, currently based on the Intel Xeon processor E7-4800 and 8800 v2 & v3 product families, has supported a 90.21x increase in compute demand with a 64.4x increase in stability. Tape-out time was reduced from 25 days to 10 days.


For more information on Intel IT Best Practices, please visit intel.com/IT
 

Tags: , , , , , , , , , , , , , , ,
 
Posted in: Intel, Intel IT, IT White Papers, IT@Intel
 


 


Learn more about IT Business Value from Paula Tolliver, Intel CIO on:
Intel.com, LinkedIn, or follow her on Twitter.