Re-architecting the Flow of I/O Data – Intel Chip Chat – Episode 192

Image for FaceBook

 
Share this post:
Facebook | Twitter | Google+ | LinkedIn | Pinterest | Reddit | Email
 
This post can be linked to directly with the following short URL:


 
The audio player code can be copied in different sizes:
144p, 240p, 360p, 480p, 540p, Other


 
The audio player code can be used without the image as follows:


 
This audio file can be linked to by copying the following URL:


 
Download the audio file.
 
Subscribe:
Connected Social Media - iTunes | Spotify | Google | Stitcher | TuneIn | Twitter | RSS Feed | Email
Intel - iTunes | Spotify | RSS Feed | Email
Intel Chip Chat - iTunes | Spotify | RSS Feed | Email
 

In this Intel Chip Chat audio podcast with Allyson Klein: David Fair, from the LAN Access Division, stops by to talk about the new Intel Direct Data I/O Technology introduced with the Intel Xeon processor E5 family, which allows NICs to talk directly to the processor cache. This enables increased bandwidth, lower latency, and reduced power consumption.

See also:
Intel Chip Chat

Tags: , , , , , , , ,
 
Posted in: Audio Podcast, Intel, Intel Chip Chat