|
Intel, HPE, and Argonne National Lab are collaborating closely to deliver Aurora. Built on Intel’s architecture, Aurora will be Argonne’s first Exascale, high performance computing system. Its performance is expected to exceed exaflops, which is 2 billion billion calculations per [See the full post…] |
Listen/download audio 37:15
|
|
Categories: Audio Podcast, Code Together, Intel Tags: Argonne National Lab, Aurora, Code Migration, code portability, cross-architecture, developers, exaFLOPS, exascale computing, heterogeneous programming, high performance computing, HPE, Kokkos, OpenMP, Parallel Computing, parallel programming, RAJA programming language, SYCL, SYCL standard
|
Ever since its introduction in 2014, SYCL has grown in popularity and adoption. It is a royalty-free, cross-platform abstraction layer that enables code for heterogeneous processors, written in a “single-source” style using C++ standards.
The flexibility to deploy across multiple [See the full post…] |
Listen/download audio 18:45
|
|
Categories: Audio Podcast, Code Together, Intel Tags: C++, Code Migration, code portability, CodeMigration, Cpp, cross-architecture, CrossArchitecture, developer, developers, heterogeneous programming, HeterogeneousProgramming, high performance computing, HPC, Noah Clemons, oneAPI, Opensource, Parallel Computing, parallel programming, ParallelComputing, Roberto Di Remigio Eikås, SYCL, SYCL standard
Categories: Audio Podcast, Intel, Intel Chip Chat Tags: Allyson Klein, Audio Podcast, C#, Chip Chat, Dr. Michael Voss, Financial Services, Healthcare, Intel, Intel TBB, Intel Threading Building Blocks, Parallel Computing, Robert Geva, Visual effects
Categories: Audio Podcast, Corporate, Intel, Intel Chip Chat Tags: Allyson Klein, Chip Chat, Cilk, data center, high performance computing, Intel, Parallel, Parallel Computing, parallelism, podcast, server, Supercomputing, Threading Building Blocks
Categories: Audio Podcast, Cloud Computing, Corporate, Intel, Intel Chip Chat Tags: Allyson Klein, Berkeley, Big Data, Cancer Research, Chip Chat, cloud, data analytics, David Patterson, HPC, Intel, multi-core, Parallel Computing, software
|
Intel CTO Justin Rattner’s candid preview of events at this week’s Intel Developer Forum included an overview of the presentations on Intel’s Penryn and Nehalem processors, and recent progress toward 32 nanometer chip production (and Intel’s efforts to keep up [See the full post…] |
Listen/download audio
|
|
Categories: Connected Social Media, Corporate, Intel, Intel Developer Forum Tags: 32 nanometer chip, Intel Developer Forum, Justin Rattner, Moore's Law, Nehalem, Parallel Computing, Penryn, ray tracing, rendering