Extending the Roofline Model

May 25th, 2021 | | 15:47
Image for FaceBook

Share this post:
Facebook | Twitter | Google+ | LinkedIn | Pinterest | Reddit | Email
This post can be linked to directly with the following short URL:

The audio player code can be copied in different sizes:
144p, 240p, 360p, 480p, 540p, Other

The audio player code can be used without the image as follows:

This audio file can be linked to by copying the following URL:

Right/Ctrl-click to download the audio file.
Connected Social Media - iTunes | Spotify | Google | Stitcher | TuneIn | Twitter | RSS Feed | Email
Intel - iTunes | Spotify | RSS Feed | Email
Code Together - iTunes | Spotify | Google | Stitcher | SoundCloud | RSS Feed | Email

INESC-ID researchers Aleksandar Ilic and Diogo Augusto Pereira Marques reveal their journey in extending Roofline Modeling for use in application optimization, known as the Cache-aware Roofline Model, or CARM, which has been incorporated into the Intel® Advisor tool and recognized with an award from the HiPEAC community in Europe. They are now taking this model further, tackling different types of devices, including CPUs and GPUs, with the help of DPC++. Using CARM, developers can detect bottlenecks in their code and derive strategies to squeeze maximum performance out of their architecture.

Aleksandar Ilic, Senior Researcher, HPC Architectures & Systems Group, INESC-ID
Diogo Augusto Pereira Marques, Researcher, HPC Architectures & Systems Group, INESC-ID

To learn more:
Cache-aware Roofline Model paper
Cache-aware Roofline Model Tutorial (oneAPI Dev Summit)
Intel® Advisor

Transcript Read/Download the transcript.

Tags: , , , , , , , , , , , , , , , , , , , , ,
Posted in: Audio Podcast, Code Together, Intel