Sprint’s C3PO – Intel Chip Chat: Network Insights – Episode 105

May 24th, 2017 |
Image for FaceBook

 
Share this post:
Facebook | Twitter | Google+ | LinkedIn | Pinterest | Reddit | Email
 
This post can be linked to directly with the following short URL:


 
The audio player code can be copied in different sizes:
144p, 240p, 360p, 480p, 540p, Other


 
The audio player code can be used without the image as follows:


 
This audio file can be linked to by copying the following URL:


 
Right/Ctrl-click to download the audio file.
 
Subscribe:
Connected Social Media - iTunes | Spotify | Google | Stitcher | TuneIn | Twitter | RSS Feed | Email
Intel - iTunes | Spotify | RSS Feed | Email
Intel Chip Chat - iTunes | Spotify | RSS Feed | Email
Intel Chip Chat: Network Insights - iTunes | Spotify | RSS Feed | Email
 

In this archive of a livecast from NFV World Congress 2017 in San Jose, Arun Rajagopal, Technology Architect for NFV and Wireless Core at Sprint, explains how the future of the network at Sprint is built. Sprint is rethinking how wireless core is built and architected, which led to the creation of Clean CUPS Core for Packet Optimization (C3PO). C3PO brings the control plane, user or data plane and SDN controller together to create the evolved packet core (EPC) function. The components are open sourced and available to the community through OpenDaylight and CORD. Arun discusses why they partnered with Intel on this project, and what performance they achieved on the Intel Xeon processors E5-2680 v4. Performance shows a near-perfect linear scale, and the collaboration with Intel continues as they look at horizontal scale.

To learn more about C3PO, visit:
networkbuilders.intel.com/blog/opening-the-way-to-a-more-efficient-core-network

Tags: , , , , , , , , , ,
 
Posted in: Audio Podcast, Intel, Intel Chip Chat, Intel Chip Chat: Network Insights