Intel IT’s Data Center Strategy is on track to create $650M of value for Intel’s business. They’ve realized over 30% of this already, with server refresh and data center virtualization driving a large portion of the value. Hear about how Intel has shifted their strategy away from strictly consolidating data centers to a strategy that focuses on leveraging the full potential of their data centers worldwide.

Experience Intel IT’s complete data center strategy at Intel.com.

Connected Social Media Featured, IT@Intel, Intel Brad Ellison, data center, Data Center Strategy, data center virtualization, Intel, Intel IT, IT Data Center Strategy

Intel’s 32 nanometer technology is here in the Core family of microprocessors which hit the market in 2010. Incorporating innovations like a high-k metal gate, Hyper-Threading, Turbo Boost, as well as integrating Intel HD Graphics on the processor, the new Core family of chips can play HD video, multitask and handle video gaming without missing a beat. In this video, check out the chip and the buzz at CES 2010 around the new Core processors.

Check out the CES Keynote with Intel President and CEO Paul Otellini on Facebook.

Also see the full video of the Intel CES 2010 press conference here on ConnectedSocialMedia.com.

Connected Social Media Featured, Intel, Intel CES 2010 Core Processors, 32nm, CES 2010, Core, Gaming, HD Graphics, high-k, Hyper-Threading, i3, i5, i7, Integrated Graphics, Intel, Turbo Boost

Las Vegas, January 7, 2010 – Intel Corporation introduced its all new 2010 Intel Core family of processors at CES today, delivering unprecedented integration and smart performance, including Intel Turbo Boost Technology for laptops, desktops and embedded devices.

The introduction of the new Intel Core i7, i5 and i3 chips coincides with the arrival of Intel’s groundbreaking new 32nm manufacturing process.

Connected Social Media Syndication Featured, Intel, Intel CES 32nm, CES, CES 2010, i3, i5, i7, Intel, Turbo Boost

In this video, Intel takes a peek at the future by looking back a bit. From a $7 billion dollar investment and initiative that funds manufacturing in the US, to a program to give high school science scholars a boost, to new PCs gadgets enabled by Intel technology, to increased mobility in computing, Intel’s recent work has helped pave the way for your future. Next, Intel introduces its Core processor family made with 32 nanometer technology, the latest technological breakthrough. Thirty-two nanometer means PCs and devices with more power and better battery life. Everywhere you look, Intel technology is helping you be more productive and creative, stay on the go, and have more fun.

Paul Lancour Featured, Intel 32 nanometer, 32nm, Intel, Intel Reader, MIDs, netbook, Research, Science Talent Search, Sponsors of Tomorrow

From the live webcast at the Clift Hotel in San Francisco on December 2, 2009, Intel CTO Justin Rattner delivers the opening remarks on the Single-Chip Cloud Computer, the latest Intel Labs milestone in the Intel Tera-scale Computing Research Program.

See photos on Flickr

Connected Social Media Syndication Featured, Intel, Intel Labs, Research@Intel Clift Hotel, CTO, Intel Labs, Intel Research, Justin Rattner, San Francisco, Single-chip Cloud Computer, Tera-scale Computing Research Program

In this demo with Jonathan Ross, Software Architect, Microsoft:

Bringing parallel programming to mainstream software developers is one of the main goals of Intel’s Tera-scale research program. Microsoft Visual Studio is a widely popular software development environment that can also be used for developing parallel applications to run on the SCC many-core platform.

• Visual Studio 2008 is demonstrated working together with Intel’s research SCC message passing environment.
• This allows programmers to directly take advantage of the cloud-like message passing architecture of SCC.
• Proves how easy it is for a programmer to setup a project, edit, compile and run applications that take advantage of the unique features of the experimental SCC.

This podcast is from the live webcast at the Clift Hotel in San Francisco on December 2, 2009. This demo followed Intel CTO, Justin Rattner’s opening remarks on the Single-Chip Cloud Computer, the latest Intel Labs milestone in the Intel Tera-scale Computing Research Program.

See photos on Flickr

Connected Social Media Syndication Corporate, Featured, Intel, Intel Labs, Research@Intel Clift Hotel, CTO, Demo, Intel Labs, Intel Research, Jonathan Ross, Microsoft Visual Studio, parallel programming, San Francisco, SCC, SCC Message Passing Environment, Single-chip Cloud Computer, software developers, Tera-scale Computing Research Program

In this demo with Rob F. Van der Wijngaart, Senior Software Engineer, Intel:

The experimental chip was designed to operate from as high as 125W to as low as 25W by providing a variety of advanced capabilities to manage power consumption. Power use is largely determined by the cores’ clock speeds and operating voltages. The chip has a unique ability to mix and match voltages and clock speeds for the different cores, or even to turn off entire regions of the chip when not needed. These capabilities can be controlled by software, allowing the application or operating system to intelligently manage power consumption, adapting in real time to use only the energy that is really needed. The demonstration displays how power levels for different sections of the chip change in response to the needs of a series of tasks whose power requirements vary over time.  The tasks of the application are modeled after parallel computations.

This podcast is from the live webcast at the Clift Hotel in San Francisco on December 2, 2009. This demo followed Intel CTO, Justin Rattner’s opening remarks on the Single-Chip Cloud Computer, the latest Intel Labs milestone in the Intel Tera-scale Computing Research Program.

See photos on Flickr

Connected Social Media Syndication Featured, Intel, Intel Labs, Research@Intel Clift Hotel, Demo, energy efficiency, experimental chip, Intel Labs, Intel Research, Real-Time Advanced Power Management, San Francisco, Single-chip Cloud Computer, Tera-scale Computing Research Program

In this demo with Adam Welc, Ph.D., Senior Research Scientist, Intel:

As Justin Rattner emphasized in his Supercomputing 2009 keynote in November, the Internet is poised to transition from flat, 2D experiences to more immersive 3D experiences. Bringing real world physics to 3D graphics is essential to making these emerging online interactions true-to-life. For instance, realistic, physics-based cloth modeling could enable both virtual clothing design as well as virtual dressing rooms that allow you to “try out” clothes on your virtual body and see how they would actually fall on you and match your specific skin tone. Intel Labs have demonstrated JavaScript, the language used broadly to create interactive web pages, taken to new levels of capability. Although JavaScript is used in every browser, it’s mainly used to operate very simple tasks like processing web forms and has performance problems running more complicated activities. JavaScript has been underutilized until now due to the lack of programming environment. Intel Labs have worked on a programming model that allows better utilization, takes better advantage of newer and future high-core count processors, and can be immediately deployed without requiring any modifications to the underlying infrastructure.

• By treating the prototype chip as a “server farm” the chip is able to divide the work involved in calculating the motion of interactive cloth.

   

• Researchers use the “Actor” model, commonly used in server farms, which treats each core as an independent worker to own and process one piece of the cloth.

   

• Leveraging the standard HTTP web protocol, the browser distributes pieces of the cloth across the actor server farm, allows them to calculate the location of their piece of the cloth at the next time step, collects the results, and displays the combined image.

This podcast is from the live webcast at the Clift Hotel in San Francisco on December 2, 2009. This demo followed Intel CTO, Justin Rattner’s opening remarks on the Single-Chip Cloud Computer, the latest Intel Labs milestone in the Intel Tera-scale Computing Research Program.

See photos on Flickr

Connected Social Media Syndication Featured, Intel, Intel Labs, Research@Intel 3D Internet, Clift Hotel, CTO, Demo, Intel Labs, Intel Research, JavaScript Farm, San Francisco, server farm, Single-chip Cloud Computer, Supercomputing, Tera-scale Computing Research Program, virtual designs

Intel Labs has created an experimental Single-chip Cloud Computer, (SCC) a research microprocessor containing the most Intel Architecture cores ever integrated on a silicon CPU chip 48 cores. It incorporates technologies intended to scale multi-core processors to 100 cores and beyond, such as an on-chip network, advanced power management technologies and support for message-passing.

Connected Social Media Syndication Featured, Intel, Intel Labs, Research@Intel Intel, Intel architecture, Intel Labs, message-passing, on-chip network, Power Management, SCC, Single-chip Cloud Computer

Stanford University’s Office of Technology Licensing (OTL) is one of the country’s most active offices in the field of technology transfer from university to industry. Their staff, most of whom are professionals engaged directly in licensing, manages over 2,500 active dockets.

Stanford’s OTL licensing professionals evaluate technologies that are disclosed to OTL and then develop a licensing strategy for the particular technology. Each associate is responsible for a portfolio of dockets from “cradle to grave.” The associates each have an area of technical expertise in life sciences, physical sciences or both.

The mission of Stanford University’s OTL is to promote the transfer of Stanford technology for society’s use and benefit while generating unrestricted income to support research and education.

Featured interviewees in this video:
Dr. John Cooke – Professor, Cardiovascular Medicine, Stanford University

Luis Mejia – Senior Associate, Office of Technology Licensing (OTL), Stanford University

Katherine Ku – Director, Office of Technology Licensing (OTL), Stanford University

Sabastian Thrung – Professor, Computer Science & Electrical Engineering, Stanford University

Serena Hanes – Licensing Liaison, Office of Technology Licensing (OTL), Stanford University

Dr. Pierre Khuri-Yakub – Professor, Electrical Engineering, Stanford University

Ngan Tefera – Licensing Liaison, Office of Technology Licensing (OTL), Stanford University

Connected Social Media Corporate, Featured, Stanford Office of Technology Licensing (OTL) CMUT Ring Array, commercial potential, Dr. John Cooke, Dr. Pierre Khuri-Yakub, Eye drops abnormal cell growth, formation of companies, intellectual property, Katherine Ku, licensing, Ngan Tefera, nicotine, OTL, patents, Robotics, Sabastian Thrung, self driving cars, Serena Hanes, Stanford, startups, technology commercialization, Technology transfer, university